The statistical nature of random telegraph noise (RTN) induced delay fluctuation is described by measuring 1,655 ROs fabricated in a commercial 40 nm CMOS technology. A small number of samples have a large RTN-induced delay fluctuation. We investigated the impact of the body-biasing technique on RTN-induced circuit delay fluctuation for various substrate bias conditions. The impact of RTN-induced delay fluctuation tends to be reduced by the forward body-biasing technique, but a few ROs still have a large fluctuation. #
Introduction
Designing reliable systems has become more difficult in recent years. [1] [2] [3] In addition to conventional problems such as transistor leakage, the degradation and variation of transistor performance have a severe impact on the dependability of very large scale integration (VLSI) systems. Random telegraph noise (RTN) [4] [5] [6] and negative bias temperature instability (NBTI) 7, 8) are two major concerns for recent transistor reliability that is related to the physical property of a very thin gate oxide insulator. NBTI occurs in p-channel metal-oxide-semiconductor (pMOS) transistors stressed with negative gate voltages at high temperatures. Critical device parameters such as drain current (I ds ), threshold voltage (V th ), and transconductance (g m ) are degraded by NBTI. A remarkable phenomenon regarding NBTI is that the degraded performance of a pMOS recovers immediately after the stress is removed or relaxed.
9)
Recently, we have proposed a very high-speed NBTI recovery sensor to minimize the impact of the recovery effect. 10) We have discussed an LSI lifetime extension by NBTI-recovery-based self-healing based on the 400 ns measurement delay recovery measurement.
11) RTN has attracted attention as a temporal transistor performance fluctuation. RTN occurs in both pMOS and n-channel MOS (nMOS). RTN is an intrinsically random phenomenon. RTN already has a severe impact on CMOS image sensors, 12) flash memories, 13) and SRAMs. [14] [15] [16] Recently, we have shown that RTN also induces performance fluctuation in logic circuits. 17, 18) In contrast, an adaptive body-biasing technique has been widely used to compensate for die-to-die parameter variations. 19) However, the impact of the bodybiasing technique on RTN at the circuit level has not been well understood. In this study, we investigated the impact of the body-biasing technique on RTN-induced circuit delay fluctuation. Figure 1 shows a typical synchronous circuit structure where a logic path exists between two registers. The impact of the reliability of transistors that construct the synchronous circuit has increased in recent years. When transistor performance fluctuates owing to RTN, the propagation delay of combinational logic also fluctuates. The correct operation of a register may not be guaranteed. Figure 2 shows the simplest test structure that can emulate the synchronous circuit operation. Combinational circuit delay is emulated by ring oscillator (RO) oscillation frequency. Sequential circuit operation is emulated by D flip-flop (DFF) toggled by the RO output. The power supply for RO (VDD RO ) and DFF (VDD DFF ) can be independently controlled. The value of VDD DFF is set to be larger than VDD RO so as to guarantee the DFF operation. We can also control the substrate bias for pMOS and nMOS. Figure 3 shows the whole test structure for RTN measurement. RTN-induced delay fluctuation is measured by the RO frequency fluctuation. We measured 7-stage ROs in this study. There are 840 same samples as shown in Fig. 2 on a 2 mm 2 area. Thus, the statistical nature of RTN can be evaluated by the RO array. This chip is fabricated in a commercial 40 nm CMOS technology. All measurements are carried out at room temperature. Figure 4(a) shows the measurement results of the oscillation frequency for about 100 s at VDD RO ¼ 0:65 V. We use the minimum-width transistors for both nMOSFET and pMOSFET allowed in the technology. The ratio of nMOS (pMOS) gate area of the smallest size inverter to the standard size inverter in this technology is 0.30 (0.21). The body biases for pMOS (V bs-pMOS ) and nMOS (V bs-nMOS ) are set to 0 V. We count the output pulse at the counter 1,024 times and counting error is less than 0.1% compared with the count number. Measurement results show the large step-like frequency fluctuation. Here, F max is defined as the maximum oscillation frequency. ÁF is defined as the maximum frequency fluctuation, as shown in Fig. 4(a) . ÁF=F max is a good measure for the impact of RTN-induced frequency fluctuation. It is 10.4% for Fig. 4(a) . Figure 4 (b) shows a histogram of the measured ÁF=F max for the whole test structure of Fig. 3 over two chips. It is found that a small number of samples have a large RTN-induced fluctuation and a long tail exists for larger ÁF=F max . Figure 5 shows the the measurement results of ÁF=F max of different ROs for various substrate bias conditions. Substrate bias conditions are categorized as the reverse bias case (V bs-pMOS ¼ À0:2 V, V bs-nMOS ¼ 0 V), normal bias case (V bs-pMOS ¼ 0 V, V bs-nMOS ¼ 0 V), and forward bias case (V bs-pMOS ¼ þ0:2 V, V bs-nMOS ¼ þ0:2 V). A test structure including 300 ROs is investigated at VDD RO ¼ 0:65 V. Figure 5 shows ROs that have more than 4% fluctuation in the reverse bias case to evaluate the forward body-bias effect on large ÁF=F max samples (28 ROs). When the substrate bias is changed from the reverse bias case to the forward bias case, ÁF=F max tends to decrease. However, for example, ÁF=F max slightly increases in the case of the RO locations ''68'', ''160'', and ''219'' when forward substrate bias is applied. The impact of RTN-induced delay fluctuation tends to be reduced by the forward body-biasing technique, but a few ROs do not follow this tendency. Figure 6 shows the frequency fluctuation of RO location (section No.) 1 of Fig. 5 for various substrate biases. Fourstate fluctuation due to two traps is clearly observed for the normal substrate bias case. The effect of one of the two traps disappears for the forward bias case. Figure 7 shows the 
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